Skip to content
f00b4r0 edited this page Feb 1, 2021 · 1 revision

This is the reset input pin. There's a ggNMOS for electrostatic discharge protection, then a push-pull inverter and, after a clocked gate, a couple of inverters. The circuitry regenerates and inverts the signal, as the input is active low, to dispatch it to the whole chip.