Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[ImportVerilog] Bump slang #7792

Draft
wants to merge 17 commits into
base: main
Choose a base branch
from
Draft

Commits on Nov 23, 2024

  1. [ImportVerilog] Bump slang

    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    2c23594 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    bb40fd5 View commit details
    Browse the repository at this point in the history
  3. Configuration menu
    Copy the full SHA
    19f5a3a View commit details
    Browse the repository at this point in the history
  4. Configuration menu
    Copy the full SHA
    ef62155 View commit details
    Browse the repository at this point in the history
  5. Configuration menu
    Copy the full SHA
    a3037ac View commit details
    Browse the repository at this point in the history
  6. Configuration menu
    Copy the full SHA
    66de5a1 View commit details
    Browse the repository at this point in the history
  7. Configuration menu
    Copy the full SHA
    17a1f57 View commit details
    Browse the repository at this point in the history
  8. Configuration menu
    Copy the full SHA
    fecf5db View commit details
    Browse the repository at this point in the history
  9. Configuration menu
    Copy the full SHA
    f68bfc9 View commit details
    Browse the repository at this point in the history
  10. [CMake] Fix deprecated comment

    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    9dc2793 View commit details
    Browse the repository at this point in the history
  11. Configuration menu
    Copy the full SHA
    f71ed47 View commit details
    Browse the repository at this point in the history
  12. Configuration menu
    Copy the full SHA
    3a3c39c View commit details
    Browse the repository at this point in the history
  13. [CI] Build with clang-17

    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    51c0367 View commit details
    Browse the repository at this point in the history
  14. [ImportVerilog] Add hack to avoid building OBJECT library target

    The `OBJECT` library target file generated by `llvm_add_library()`
    does not inherit `COMPILE_DEFINITIONS` from its transitive closure
    in the current implementation. To avoid generating this library,
    the condition `(ARG_SHARED AND ARG_STATIC) OR ARG_OBJECT` must not
    be satisfied. Neither `ARG_STATIC` nor `ARG_SHARED` is set at the
    moment, but `ARG_OBJECT` is satisfied due to `NEEDS_OBJECT_LIB`
    being set due to `NOT ARG_SHARED AND NOT ARG_EXCLUDE_FROM_LIBMLIR
    AND NOT XCODE AND NOT MSVC_IDE` being satisfied unless one of
    `ARG_SHARED`, `ARG_EXCLUDE_FROM_LIBMLIR`, `XCODE` or `MSVC_IDE`
    is satisfied.
    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    7bd9d55 View commit details
    Browse the repository at this point in the history
  15. Configuration menu
    Copy the full SHA
    c043fe0 View commit details
    Browse the repository at this point in the history
  16. [Transforms] Use more specific type

    Fixes operator overload resolution error on `gcc-11`.
    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    b7d819c View commit details
    Browse the repository at this point in the history
  17. [FIRRTL] Use more specific type

    Fixes operator overload resolution error on `gcc-11`.
    hovind committed Nov 23, 2024
    Configuration menu
    Copy the full SHA
    94f44fc View commit details
    Browse the repository at this point in the history