Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[ImportVerilog] add stream concat operation #7784

Open
wants to merge 9 commits into
base: main
Choose a base branch
from
Open

[ImportVerilog] add stream concat operation #7784

wants to merge 9 commits into from

Commits on Nov 14, 2024

  1. [ImportVerilog] cleanup and add testcase

    @chenbo-again
    chenbo-again committed Nov 14, 2024
    Configuration menu
    Copy the full SHA
    ce040b7 View commit details
    Browse the repository at this point in the history

  2. [ImportVerilog] fix bugs, enhance testcase and remove irrelevant changes

    @chenbo-again
    chenbo-again committed Nov 14, 2024
    Configuration menu
    Copy the full SHA
    5aff8ac View commit details
    Browse the repository at this point in the history

  3. [ImportVerilog] run clang-format

    @chenbo-again
    chenbo-again committed Nov 14, 2024
    Configuration menu
    Copy the full SHA
    3641f24 View commit details
    Browse the repository at this point in the history

Commits on Nov 19, 2024

  1. [ImportVerilog] polish test case and diagnostics infomation

    @chenbo-again
    chenbo-again committed Nov 19, 2024
    Configuration menu
    Copy the full SHA
    4cca01a View commit details
    Browse the repository at this point in the history

Commits on Nov 20, 2024

  1. Merge branch 'llvm:main' into stream_concat

    @chenbo-again
    chenbo-again authored Nov 20, 2024
    Configuration menu
    Copy the full SHA
    e8cca6c View commit details
    Browse the repository at this point in the history

  2. [ImportVerilog] remove wrong 'reverse', update testcase and comment

    @chenbo-again
    chenbo-again committed Nov 20, 2024
    Configuration menu
    Copy the full SHA
    0601a17 View commit details
    Browse the repository at this point in the history

  3. [ImportVerilog] improve file check comment readability

    @chenbo-again
    chenbo-again committed Nov 20, 2024
    Configuration menu
    Copy the full SHA
    e21121c View commit details
    Browse the repository at this point in the history

  4. [ImportVerilog] fix testcase

    @chenbo-again
    chenbo-again committed Nov 20, 2024
    Configuration menu
    Copy the full SHA
    b11311b View commit details
    Browse the repository at this point in the history

  5. [ImportVerilog] add fixed size 'with expression' support

    @chenbo-again
    chenbo-again committed Nov 20, 2024
    Configuration menu
    Copy the full SHA
    0e7f6bd View commit details
    Browse the repository at this point in the history