Add Digilent Genesys2 RGMII example #144
Open
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Signed-off-by: Viktor Prutyanov <[email protected]>
Signed-off-by: Viktor Prutyanov <[email protected]>
The Genesys2 board has active-low reset instead of active-high. Also, it hasn't UART RTS/CTS ports. Signed-off-by: Viktor Prutyanov <[email protected]>
Signed-off-by: Viktor Prutyanov <[email protected]>
Signed-off-by: Viktor Prutyanov <[email protected]>
|
Hello @alexforencich, Could you please take a look? Best regards, |
alexforencich
force-pushed
the
master
branch
2 times, most recently
from
ae942ad to
870cebb
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Digilent Genesys2 is quite a popular FPGA board with Xilinx Kintex-7 XC7K325T FPGA (the same as on Xilinx KC705). But Ethernet PHY on this board is Realtek RTL8211E-VL.
The example is fully working on Digilent Genesys2 after these changes.