Skip to content

Commit

Permalink
Rewrite gain scheduling
Browse files Browse the repository at this point in the history 
Signed-off-by: Alex Forencich <[email protected]>
  • Loading branch information
@alexforencich
alexforencich committed Dec 2, 2023
1 parent 5e49fa2 commit 1ea97d2
Show file tree
Hide file tree
Showing 2 changed files with 37 additions and 39 deletions.
26 changes: 13 additions & 13 deletions rtl/ptp_clock_cdc.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -674,19 +674,19 @@ always @* begin
// PI control

// gain scheduling
if (!ts_ns_diff_reg[8+CMP_FNS_WIDTH]) begin
if (ts_ns_diff_reg[4+CMP_FNS_WIDTH +: 4]) begin
gain_sel_next = 1'b1;
end else begin
gain_sel_next = 1'b0;
end
end else begin
if (~ts_ns_diff_reg[4+CMP_FNS_WIDTH +: 4]) begin
gain_sel_next = 1'b1;
end else begin
gain_sel_next = 1'b0;
end
end
casez (ts_ns_diff_reg[9+CMP_FNS_WIDTH-5 +: 5])
5'b01zzz: gain_sel_next = 1'b1;
5'b001zz: gain_sel_next = 1'b1;
5'b0001z: gain_sel_next = 1'b1;
5'b00001: gain_sel_next = 1'b1;
5'b00000: gain_sel_next = 1'b0;
5'b11111: gain_sel_next = 1'b0;
5'b11110: gain_sel_next = 1'b1;
5'b1110z: gain_sel_next = 1'b1;
5'b110zz: gain_sel_next = 1'b1;
5'b10zzz: gain_sel_next = 1'b1;
default: gain_sel_next = 1'b0;
endcase

// time integral of error
case (gain_sel_reg)
Expand Down
50 changes: 24 additions & 26 deletions rtl/ptp_td_leaf.v
View file
Original file line number Diff line number Diff line change
Expand Up @@ -427,19 +427,17 @@ always @* begin
// updated sampled dst_phase error

// gain scheduling
if (!sample_acc_sync_reg[SAMPLE_ACC_W-1]) begin
if (sample_acc_sync_reg[SAMPLE_ACC_W-4 +: 3]) begin
dst_gain_sel_next = 1'b1;
end else begin
dst_gain_sel_next = 1'b0;
end
end else begin
if (~sample_acc_sync_reg[SAMPLE_ACC_W-4 +: 3]) begin
dst_gain_sel_next = 1'b1;
end else begin
dst_gain_sel_next = 1'b0;
end
end
casez (sample_acc_sync_reg[SAMPLE_ACC_W-4 +: 4])
4'b01zz: dst_gain_sel_next = 1'b1;
4'b001z: dst_gain_sel_next = 1'b1;
4'b0001: dst_gain_sel_next = 1'b1;
4'b0000: dst_gain_sel_next = 1'b0;
4'b1111: dst_gain_sel_next = 1'b0;
4'b1110: dst_gain_sel_next = 1'b1;
4'b110z: dst_gain_sel_next = 1'b1;
4'b10zz: dst_gain_sel_next = 1'b1;
default: dst_gain_sel_next = 1'b0;
endcase

// time integral of error
case (dst_gain_sel_reg)
Expand Down Expand Up @@ -856,19 +854,19 @@ always @* begin
// PI control

// gain scheduling
if (!ts_ns_diff_reg[8+CMP_FNS_W]) begin
if (ts_ns_diff_reg[4+CMP_FNS_W +: 4]) begin
gain_sel_next = 1'b1;
end else begin
gain_sel_next = 1'b0;
end
end else begin
if (~ts_ns_diff_reg[4+CMP_FNS_W +: 4]) begin
gain_sel_next = 1'b1;
end else begin
gain_sel_next = 1'b0;
end
end
casez (ts_ns_diff_reg[9+CMP_FNS_W-5 +: 5])
5'b01zzz: gain_sel_next = 1'b1;
5'b001zz: gain_sel_next = 1'b1;
5'b0001z: gain_sel_next = 1'b1;
5'b00001: gain_sel_next = 1'b1;
5'b00000: gain_sel_next = 1'b0;
5'b11111: gain_sel_next = 1'b0;
5'b11110: gain_sel_next = 1'b1;
5'b1110z: gain_sel_next = 1'b1;
5'b110zz: gain_sel_next = 1'b1;
5'b10zzz: gain_sel_next = 1'b1;
default: gain_sel_next = 1'b0;
endcase

// time integral of error
case (gain_sel_reg)
Expand Down

0 comments on commit 1ea97d2

Please sign in to comment.