-
Notifications
You must be signed in to change notification settings - Fork 11
/
Copy pathReadMe.txt
36 lines (35 loc) · 1.15 KB
/
ReadMe.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
----------------------------------------------------------------------
RiscV_AE350_SOC FPGA Reference Design Read Me File
----------------------------------------------------------------------
----------------------------------------------------------------------
Frequency
CORE clock : 800MHz
DDR clock : 50MHz
AHB clock : 100MHz
APB clock : 100MHz
RTC clock : 10MHz
DDR3 memory clock : 200MHz
DDR3 input clock : 50MHz
----------------------------------------------------------------------
Platform
Tang_MEGA_138K_Pro_Dock
GW5AST-LV138FPG676AES
GW5AST-138
B
----------------------------------------------------------------------
Demo
ae350_demo
ae350_customized_demo
----------------------------------------------------------------------
Configuration
Embedded Instruction Memory
Embedded Data Memory
PIT
UART2
GPIO
WDT
RTC
----------------------------------------------------------------------
IDE
Version tested: Gowin_V1.9.9 (64-bit)
----------------------------------------------------------------------