Digital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA
-
Notifications
You must be signed in to change notification settings - Fork 1
Digital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA
leardilap/DCC_Adaptable
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Digital signal processing using VHDL and Verilog, Filter coefficients are reloadable during run time via PCIe link. Terasic's DE2i-150 FPGA Development Kit (CPU-FPGA PCIe link) and DCC AD/DA
Resources
Stars
Watchers
Forks
Packages 0
No packages published