Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Translate data from AXI to ethernet #211

Open
thocaptain opened this issue Jun 26, 2024 · 0 comments
Open

Translate data from AXI to ethernet #211

thocaptain opened this issue Jun 26, 2024 · 0 comments

Comments

@thocaptain
Copy link

Hello alex,
First, I want to express my sincere thankful to your work. That's a really good work !
Second, can you explain why you use UDP/IPV4 as ETHERNET frame ? I don't know what the AXI interface on kit FPGA can be seen as ? And I have seen your project on kit Arrty A7.
Thanks a lot !

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant