-
-
Notifications
You must be signed in to change notification settings - Fork 128
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Signed-off-by: Jack Luar <[email protected]>
- Loading branch information
Showing
2 changed files
with
35 additions
and
0 deletions.
There are no files selected for viewing
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,35 @@ | ||
--- | ||
title: "OpenROAD - An Open-Source, Autonomous RTL-GDSII Flow for Chip Design" | ||
authors: [luarss] | ||
author_notes: ["Individual Contributor at Precision Innovations"] | ||
tags: ["osre24", "ucsd", "uc", "chip design", "asicdesign", "llm", "ml", "ai"] | ||
date: 2025-01-19 | ||
--- | ||
|
||
The [OpenROAD](https://theopenroadproject.org) project is a non-profit project, originally funded by DARPA with the aim of creating open-source EDA tools; an Autonomous flow from RTL-GDSII that completes < 24 hrs, to lower cost and boost innovation in IC design. This project is now supported by [Precision Innovations](precisioninno.com). | ||
|
||
OpenROAD massively scales and supports EWD (Education and Workforce Development) and supports a broad ecosystem making it a vital tool that supports a rapidly growing Semiconductor Industry. | ||
|
||
OpenROAD is the fastest onramp to gain knowledge, skills and create pathways for great career opportunities in chip design. You will develop important software and hardware design skills by contributing to these interesting projects. You will also have the opportunity to work with mentors from the OpenROAD project and other industry experts. | ||
|
||
We welcome a diverse community of designers, researchers, enthusiasts, software engineers and entrepreneurs to use and contribute to OpenROAD and make a far-reaching impact in the rapidly growing, global Semiconductor Industry. | ||
|
||
### ORAssistant - LLM Data Engineering and Testing | ||
|
||
* **Topics**: `Large Language Model`, `Machine Learning`, `Data Engineering`, `Model Deployment`, `Testing` | ||
* **Skills**: large language model engineering, database, evaluation, CI/CD, open-source or related software development | ||
* **Difficulty**: Medium | ||
* **Size**: Medium (175 hours) | ||
* **Mentor**: Jack Luar | ||
|
||
This project is aimed at enhancing robustness and accuracy for OR Assistant. the conversational assistant for OpenROAD through comprehensive testing and evaluation. You will work with members of the OpenROAD team and other researchers to enhance the existing dataset to cover a wide range of use cases to deliver accurate responses more efficiently. This project will focus on data engineering and benchmarking and you will collaborate on a project on the LLM model engineering. Tasks include: creating evaluation pipelines, building databases to gather feedback, and improving CI/CD (non-exhaustive), writing documentation. You will gain valuable experience and skills in understanding chip design flows and applications. Open to proposals from all levels of ML practitioners. | ||
|
||
### ORAssistant - LLM Model Engineering | ||
|
||
* **Topics**: `Large Language Model`, `Machine Learning`, `Model Architecture`, `Model Deployment` | ||
* **Skills**: large language model engineering, prompt engineering, fine-tuning | ||
* **Difficulty**: Medium | ||
* **Size**: Medium (175 hours) | ||
* **Mentor**: Jack Luar | ||
|
||
This project is aimed at enhancing robustness and accuracy for OR Assistant, the conversational assistant for OpenROAD through enhanced model architectures. You will work with members of the OpenROAD team and other researchers to explore alternate architectures beyond the existing RAG-based implementation. This project will focus on improving reliability and accuracy of the existing model architecture. You will collaborate on a tandem project on data engineering for OR assistant. Tasks include: reviewing and understanding the state-of-the-art in retrieval augmented generation, implementing best practices, caching prompts, improving relevance and accuracy metrics (non-exhaustive), writing documentation. You will gain valuable experience and skills in understanding chip design flows and applications. Open to proposals from all levels of ML practitioners. |