Skip to content

This repository has code for the ethernet demonstration in Nexys Video FPGA board

Notifications You must be signed in to change notification settings

rohanverma94/NexysVideoEthernet

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Verilog Ethernet Implementation for Nexys Video board

Introduction

The design by default listens to UDP port 1234 at IP address 192.168.1.128 and will echo back any packets received. The design will also respond correctly to ARP requests.

FPGA: XC7A200TSBG484-1 PHY: Realtek RTL8211E

How to build

Run make to build. Ensure that the Xilinx Vivado toolchain components are in PATH.

How to test

Run make program to program the Nexys Video board with the Digilent command line tools. Then run netcat -u 192.168.1.128 1234 to open a UDP connection to port 1234. Any text entered into netcat will be echoed back after pressing enter.

About

This repository has code for the ethernet demonstration in Nexys Video FPGA board

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published