Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add Xtensa arch support #4654

Open
wants to merge 19 commits into
base: dev
Choose a base branch
from
Open

Add Xtensa arch support #4654

wants to merge 19 commits into from

Conversation

imbillow
Copy link
Contributor

@imbillow imbillow commented Sep 28, 2024

Your checklist for this pull request

  • I've read the guidelines for contributing to this repository
  • I made sure to follow the project's coding style
  • I've documented or updated the documentation of every function and struct this PR changes. If not so I've explained why.
  • I've added tests that prove my fix is effective or that my feature works (if possible)
  • I've updated the rizin book with the relevant information (if needed)

Detailed description

...

Test plan

...

Closing issues

...

@XVilka
Copy link
Member

XVilka commented Oct 6, 2024

Probably makes sense to rebase on top of the #4662 to avoid conflicts and double work. cc @Rot127

@Rot127
Copy link
Member

Rot127 commented Oct 7, 2024

Yes, though let's wait until the Capstone PRs are merged.

librz/arch/isa/tricore/tricore_il.c Fixed Show fixed Hide fixed
librz/arch/isa/tricore/tricore_il.c Fixed Show fixed Hide fixed
@imbillow imbillow marked this pull request as ready for review November 5, 2024 13:56
@XVilka XVilka mentioned this pull request Nov 5, 2024
6 tasks
Copy link
Member

@XVilka XVilka left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I didn't review the ESIL file since I hope we remove it soon. As long as it doesn't break anything, everything is fine in that file.

return 3;
case RZ_ANALYSIS_ARCHINFO_MAX_OP_SIZE:
return 6;
// case RZ_ANALYSIS_ARCHINFO_TEXT_ALIGN:
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Either implement or remove?

// case RZ_ANALYSIS_ARCHINFO_DATA_ALIGN:
// return 0;
case RZ_ANALYSIS_ARCHINFO_CAN_USE_POINTERS:
return true;
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Return types do not match

@@ -13,6 +13,7 @@ RUN

NAME=xtensa stackframe
FILE=malloc://512
BROKEN=1
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please don't forget to fix it eventually

@@ -444,7 +444,7 @@ a____ 16 32 64 x86.nasm LGPL3 X86 nasm assembler
a____ 16 32 64 x86.nz LGPL3 x86 handmade assembler
_dA__ 16 xap PD XAP4 RISC (CSR)
_dA__ 32 xcore BSD Capstone XCore disassembler (by pancake)
_dAe_ 32 xtensa GPL3 XTensa CPU
_dA_I 32 xtensa LGPL3 Capstone Xtensa disassembly plugin
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Add yourself as the author maybe?

}

void xtensa_disassemble_fini(XtensaContext *self) {
if (!self->insn)
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Missing {}

// SPDX-FileCopyrightText: 2024 billow <[email protected]>
// SPDX-License-Identifier: LGPL-3.0-only

#ifndef RIZIN_XTENSA_H
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could use just RZ_XTENSA_H maybe?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants