Update CLIC CSR_xINTSTATUS addresses, add CSR_xINTTHRESH #226
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
update CSR_MINTSTATUS, CSR_SINTSTATUS, CSR_UINTSTATUS addresses to read-only csr addresses and add CSR_MINTTHRESH, CSR_SINTTHRESH, CSR_UINTTHRESH csrs. spec: https://github.com/riscv/riscv-fast-interrupt Signed-off-by: Dan Smathers <[email protected]>
|
the change matches the latest spec |
|
Hi all, user mode interrupts were dropped from CLIC spec in the meantime (riscv/riscv-fast-interrupt@53539a3). That seems more in line with contents in this repository, as all mentions of the N extensions were removed previously (except sedeleg and sideleg CSRs, which should be probably also removed). Would this patch be accepted, if updated to drop the suclic CSRs? |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
update CSR_MINTSTATUS, CSR_SINTSTATUS, CSR_UINTSTATUS addresses to read-only csr addresses and add CSR_MINTTHRESH, CSR_SINTTHRESH, CSR_UINTTHRESH csrs.
spec: https://github.com/riscv/riscv-fast-interrupt
FYI @kito-cheng @cmuellner for notifying both LLVM and GCC community