Skip to content

My Final year Project for Bachelor Degree. NVDLA implementation on FPGA.

Notifications You must be signed in to change notification settings

qaziullah/ZYNQ-NVDLA

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

70 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ZYNQ-NVDLA

Here is my final year project for Bachelor,NVDLA Xilinx FPGA Mapping!

Technical Post

Graduation Paper

System Design

系统设计

File Tree of WorkSpace

RTL/ nvdla small rtl (include wrapper.v)
kmd/ kernel mode drive for petalinux (include zynq7000 / zynq MPSoc)
paper/ Latex paper for Bachelor degree
reports/ Timing、Power、Resource、Execution reports
sdk_sanity/ sdk sanity Test for NVDLA
umd/ User Mode code

Test

Reference

  1. https://vvviy.github.io/2018/09/12/nv_small-FPGA-Mapping-Workflow-I/
  2. https://vvviy.github.io/2018/09/17/nv_small-FPGA-Mapping-Workflow-II/
  3. http://leiblog.wang/NVDLA-int8-%E9%87%8F%E5%8C%96%E7%AC%94%E8%AE%B0/
  4. http://leiblog.wang/NVDLA-Parser-Loadable-Analysis/
  5. http://nvdla.org/primer.html
  6. http://leiblog.wang/Embedding-board-internet-via-PC-Ethernet/
  7. https://github.com/SameLight/ITRI-OpenDLA
  8. https://gitee.com/starrynightzyq/njtech-Thesis

About

My Final year Project for Bachelor Degree. NVDLA implementation on FPGA.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 69.6%
  • C 17.4%
  • C++ 11.9%
  • TeX 1.0%
  • Makefile 0.1%
  • SystemVerilog 0.0%