Skip to content

axi_xbar_unmuxed: judge the connection relationship before routing #372

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3 commits into
base: master
Choose a base branch
from
Open

axi_xbar_unmuxed: judge the connection relationship before routing #372

Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
c1f2b5d
[optimize] determine the connection relationship and then route, impr…
Alvin-FA Apr 10, 2025
9535c2b
Update src/axi_xbar_unmuxed.sv
Alvin-FA Apr 25, 2025
d363cdd
Update axi_xbar_unmuxed.sv
Alvin-FA Apr 25, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
45 changes: 22 additions & 23 deletions src/axi_xbar_unmuxed.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -104,30 +104,43 @@ import cf_math_pkg::idx_width;

// workaround for issue #133 (problem with vsim 10.6c)
localparam int unsigned cfg_NoMstPorts = Cfg.NoMstPorts;
// addr_map_i and connectivity relationship
rule_t [Cfg.NoSlvPorts-1:0][Cfg.NoAddrRules-1:0] addr_map;

for (genvar i = 0; i < Cfg.NoSlvPorts; i++) begin : gen_slv_port_demux
`ifdef VCS
logic [MstPortsIdxWidth-1:0] dec_aw, dec_ar;
`else
logic [idx_width(Cfg.NoMstPorts)-1:0] dec_aw, dec_ar;
`endif
`ifdef VCS
logic [MstPortsIdxWidth-1:0] dec_aw, dec_ar;
`else
logic [idx_width(Cfg.NoMstPorts)-1:0] dec_aw, dec_ar;
`endif

mst_port_idx_t slv_aw_select, slv_ar_select;
logic dec_aw_valid, dec_aw_error;
logic dec_ar_valid, dec_ar_error;

//if there is no connection betwen master and slave, one index for decode error will be used
for (genvar j = 0; j < Cfg.NoAddrRules; j++) begin : gen_addr_map
always_comb begin
addr_map[i][j] = addr_map_i[j];
if (!Connectivity[i][addr_map_i[j].idx]) begin
addr_map[i][j].idx = mst_port_idx_t'(Cfg.NoMstPorts);
end
end
end

addr_decode #(
.NoIndices ( Cfg.NoMstPorts ),
.NoRules ( Cfg.NoAddrRules ),
.addr_t ( addr_t ),
.rule_t ( rule_t )
) i_axi_aw_decode (
.addr_i ( slv_ports_req_i[i].aw.addr ),
.addr_map_i ( addr_map_i ),
.addr_map_i ( addr_map ),
.idx_o ( dec_aw ),
.dec_valid_o ( dec_aw_valid ),
.dec_error_o ( dec_aw_error ),
.en_default_idx_i ( en_default_mst_port_i[i] ),
.default_idx_i ( default_mst_port_i[i] )
.default_idx_i ( Connectivity[i][default_mst_port_i[i]] ? default_mst_port_i[i] : mst_port_idx_t'(Cfg.NoMstPorts) )
);

addr_decode #(
Expand All @@ -137,12 +150,12 @@ import cf_math_pkg::idx_width;
.rule_t ( rule_t )
) i_axi_ar_decode (
.addr_i ( slv_ports_req_i[i].ar.addr ),
.addr_map_i ( addr_map_i ),
.addr_map_i ( addr_map ),
.idx_o ( dec_ar ),
.dec_valid_o ( dec_ar_valid ),
.dec_error_o ( dec_ar_error ),
.en_default_idx_i ( en_default_mst_port_i[i] ),
.default_idx_i ( default_mst_port_i[i] )
.default_idx_i ( Connectivity[i][default_mst_port_i[i]] ? default_mst_port_i[i] : mst_port_idx_t'(Cfg.NoMstPorts) )
);

assign slv_aw_select = (dec_aw_error) ?
Expand Down Expand Up @@ -252,20 +265,6 @@ import cf_math_pkg::idx_width;

end else begin : gen_no_connection
assign mst_ports_req_o[j][i] = '0;
axi_err_slv #(
.AxiIdWidth ( Cfg.AxiIdWidthSlvPorts ),
.axi_req_t ( req_t ),
.axi_resp_t ( resp_t ),
.Resp ( axi_pkg::RESP_DECERR ),
.ATOPs ( ATOPs ),
.MaxTrans ( 1 )
) i_axi_err_slv (
.clk_i,
.rst_ni,
.test_i,
.slv_req_i ( slv_reqs[i][j] ),
.slv_resp_o ( slv_resps[i][j] )
);
end
end
end
Expand Down