-
👋 Hi, my name is Pedro Pereira (24 y.o.).
-
👀 I’m interested in Embedded Systems and Hardware Acceleration.
-
💞️ I’m looking to collaborate on emerging and exciting new projects related to FPGA-based Signal Processing.
-
📫 Reach me on [email protected].
Ph.D. student - SDR & FPGA development
Embedded Systems Engineer
-
Minho University
- Portugal
Pinned Loading
-
-
VotingConvolution
VotingConvolution PublicHardware implementation of the Voting scheme-based convolution.
Verilog
-
-
verilog-axi
verilog-axi PublicForked from alexforencich/verilog-axi
Verilog AXI components for FPGA implementation
Verilog
-
Hadware_Convolutional-Module
Hadware_Convolutional-Module PublicHardware implementation of a configurable Convolutional Module.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.