Skip to content
View olofk's full-sized avatar

Highlights

  • Pro

Organizations

@openrisc

Block or report olofk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fusesoc Public

    Package manager and build abstraction tool for FPGA/ASIC development

    Python 1.4k 264

  2. serv Public

    SERV - The SErial RISC-V CPU

    Verilog 1.7k 231

  3. edalize Public

    An abstraction library for interfacing EDA tools

    Python 720 218

  4. fusesoc/fusesoc-cores Public

    FuseSoC standard core library

    147 37

  5. chipsalliance/VeeRwolf Public

    FuseSoC-based SoC for VeeR EH1 and EL2

    Verilog 330 75

  6. fusesoc/fusesoc-generators Public

    A collection of core generators to use with FuseSoC

    Python 16 12

253 contributions in the last year

Skip to contributions year list
Contribution Graph
Day of Week November December January February March April May June July August September October
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

November 2025

olofk has no activity yet for this period.
Loading