Skip to content
View maxs-well's full-sized avatar
😁
😁
Block or Report

Block or report maxs-well

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Ethernet-design-verilog Ethernet-design-verilog Public

    Gigabit Ethernet UDP communication driver

    Verilog 61 38

  2. LMS-sound-filtering-by-Verilog LMS-sound-filtering-by-Verilog Public

    LMS sound filtering by Verilog

    Verilog 33 5

  3. ad7606-driver-verilog ad7606-driver-verilog Public

    AD7606 driver verilog

    Verilog 31 9

  4. FIR_Implementation FIR_Implementation Public

    FIR filter implementation

    Verilog 20 7

  5. USB_Ctrl USB_Ctrl Public

    USB2.0 Verilog

    Verilog 15 3

  6. BPSK_verilog BPSK_verilog Public

    BPSK verilog implemention

    Verilog 8 2