ksmashingaidze / Control-Unit-Simulation Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Microprocessor control unit simulation implemented in VHDL.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
completecontrolunit		completecontrolunit
README.md		README.md

Repository files navigation

Control-Unit-Simulation-VHDL-

Microprocessor control unit simulation implemented in VHDL (Quartus).

This project simulates a simplified model of a Motorola CPU08 central processor unit controlled by input opcode where:

completecontrolunit : Contains assembled control unit .bdf and Quartus project
adder, controlunit, multitwo: Contains the individual components

About

Microprocessor control unit simulation implemented in VHDL.

control simulation vhdl microprocessor

Report repository

Releases

No releases published

Packages

No packages published

Languages