GitHub

ov7670_vga_Nexys2

Interfacing Camera Module OV7670 with VGA Monitor through Xilinx FPGA Development Board Nexys2

Warning: Your design might has diffent pin assignment.

Name		Name	Last commit message	Last commit date
Latest commit History 104 Commits
ipcore_dir		ipcore_dir
wf		wf
README.md		README.md
Top.bgn		Top.bgn
Top.bld		Top.bld
Top.par		Top.par
Top.syr		Top.syr
Top.twr		Top.twr
Top.vhd		Top.vhd
Top1.ucf		Top1.ucf
Top2.ucf		Top2.ucf
Top_map.mrp		Top_map.mrp
address_generator.vhd		address_generator.vhd
arbiter.vhd		arbiter.vhd
cam1_wo_vga.cpj		cam1_wo_vga.cpj
cam1_wo_vga.ctj		cam1_wo_vga.ctj
camera.vhd		camera.vhd
camera_qqvga.vhd		camera_qqvga.vhd
clk25gen.vhd		clk25gen.vhd
clockmux_old.vhd		clockmux_old.vhd
cs.cdc		cs.cdc
debounce_circuit.vhd		debounce_circuit.vhd
ov7670_SCCB.vhd		ov7670_SCCB.vhd
ov7670_capture.vhd		ov7670_capture.vhd
ov7670_controller.vhd		ov7670_controller.vhd
ov7670_registers.vhd		ov7670_registers.vhd
ov7670_vga_Nexys2.xise		ov7670_vga_Nexys2.xise
pdff.vhd		pdff.vhd
rdff.vhd		rdff.vhd
tb_Top.vhd		tb_Top.vhd
tb_camera_qqvga.vhd		tb_camera_qqvga.vhd
vga_imagegenerator.vhd		vga_imagegenerator.vhd
vga_timing.vhd		vga_timing.vhd

Provide feedback