Skip to content

Navigation Menu

Appearance settings

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

hdl-util / sdram-controller Public

Sponsor
Notifications
Fork 11
Star 81

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

purisa.me/blog/mipi-camera-progress/

License

Unknown, MIT licenses found

Licenses found

81 stars 11 forks Branches Tags Activity

Notifications

You must be signed in to change notification settings

Additional navigation options

Code
Issues
Pull requests
Actions
Projects
Security
Insights

hdl-util/sdram-controller

Error
Looks like something went wrong!

About

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

purisa.me/blog/mipi-camera-progress/

Topics

fpga controller systemverilog dram quartus sdram as4c4m16sa

Resources

License

Unknown, MIT licenses found

Licenses found

Uh oh!

There was an error while loading. Please reload this page.

Custom properties

Stars

Watchers

Forks

Report repository

Releases

No releases published

Sponsor this project

sameer Sameer Puri

Learn more about GitHub Sponsors

Packages

No packages published

Uh oh!

There was an error while loading. Please reload this page.

Languages

Verilog 39.6%
SystemVerilog 36.7%
Tcl 21.8%
Python 1.6%
Stata 0.3%

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.