Skip to content
View hbharathbhat's full-sized avatar

Block or report hbharathbhat

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
hbharathbhat/README.md

Namasthe 🙏🏽, Bharath from Bengaluru here.

A passionate Hardware Designer from India 🇮🇳

hbharathbhat

You are free to contact me at [email protected], Portfolio

Connect with me:

Linkedin   Telegram   Instagram     

Languages and Tools:

Python · Verilog · C · Web Dev
Xilinx Vivado/ISE · Cadence · VS Code · Git · Jupyter Notebook · Spyder · Code Blocks
Vega Processors: Aries V2.0 and V3.0 · Arduino UNO
Linux · Windows · Multisim · Tina-Ti · Cedar · Matlab · Arduino IDE

Notes

· Python
· Verilog

hbharathbhat

GitHub Streak

Pinned Loading

  1. rtl_codes Public

    Verilog 16 2

  2. minimally_biased_multipliers Public

    Verilog 14

  3. hbharathbhat.github.io Public template

    HTML page with custom fonts only

    HTML 3

  4. cdac_vega_tech_fusion_cruiser Public

    C++ 6 1