Skip to content
View flfl04's full-sized avatar

Block or report flfl04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CT-scan CT-scan Public

    CT image reconstruction using MATLAB

    MATLAB 1 1

  2. Image-segmentation Image-segmentation Public

    a comparitive study between

    1

  3. SPI_UVM SPI_UVM Public

    Forked from Mekky7/SPI_UVM

    UVM ENVIROMENT FOR SPI COMMUNICATION PROTOCOL

    SystemVerilog

  4. Spartan-6-FPGA-DSP484A1-Slice Spartan-6-FPGA-DSP484A1-Slice Public

    Spartan-6 FPGA DSP484A1 Slice Verilog Code

    Verilog

  5. SPI_Verilog SPI_Verilog Public

    This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port …

  6. UART_Verilog UART_Verilog Public

    UART 8-Bit Verilog Simple Realization

    Verilog