Skip to content
View ericpearson1313's full-sized avatar

Block or report ericpearson1313

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fpga_life fpga_life Public

    Conway's game of life at 1 million FPS

    SystemVerilog

  2. fpga_rocket_launcher fpga_rocket_launcher Public

    Model rocket launch controller implemented in a FPGA chip

    SystemVerilog

  3. launch_control_chip launch_control_chip Public

    A model rocket launch control chip in a 3mm x 3mm package. A better push button.

  4. sha256-fpga sha256-fpga Public

    Set of increasing speed SHA2 hash designs fitting in an Altera 10M25 fpga. Measured 8 Mhz SHA2 double hashes. I can see the steps to get to terra hash rate realm asics.

    SystemVerilog

  5. vfd-mult vfd-mult Public

    Low latency 1024bit modulus squared FPGA design. 25.2ns measured latency in AWS F1 cloud FPGAs.

    SystemVerilog

  6. croc croc Public

    Forked from pulp-platform/croc

    Tiny (cve2) RiscV system-on-a-chip simulating running C code bringing up new Verilog hardware components.

    SystemVerilog