Skip to content
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
35 changes: 27 additions & 8 deletions embassy-stm32/src/timer/simple_pwm.rs
Original file line number Diff line number Diff line change
Expand Up @@ -339,14 +339,33 @@ impl<'d, T: GeneralInstance4Channel> SimplePwm<'d, T> {
..Default::default()
};

Transfer::new_write(
dma,
req,
duty,
self.inner.regs_1ch().ccr(channel.index()).as_ptr() as *mut u16,
dma_transfer_option,
)
.await
match self.inner.bits() {
TimerBits::Bits16 => {
Transfer::new_write(
dma,
req,
duty,
self.inner.regs_1ch().ccr(channel.index()).as_ptr() as *mut u16,
dma_transfer_option,
)
.await
}
#[cfg(not(any(stm32l0)))]
TimerBits::Bits32 => {
#[cfg(not(any(bdma, gpdma)))]
panic!("unsupported timer bits");

#[cfg(any(bdma, gpdma))]
Transfer::new_write(
dma,
req,
duty,
self.inner.regs_1ch().ccr(channel.index()).as_ptr() as *mut u32,
dma_transfer_option,
)
.await
}
};
};

// restore output compare state
Expand Down
Loading