Popular repositories Loading
-
sigma_delta_converters
sigma_delta_converters PublicImplementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
-
96band_msa
96band_msa PublicMusic spectrum analyzer implemented on a 7-series FPGA with novel DSP algorithms written in VHDL to accurately bin piano keys to frequency ranges and display in real-time
-
10band_nixie
10band_nixie PublicAnalog spectrum analyzer using old-world IN-9 neon gas Nixie Tubes on a through-hole PCB
-
camera_journey
camera_journey PublicVarious lessons learned while designing an OV5640 camera display in VHDL/Embedded Linux on a Cyclone V SOC board
-
fpga_mandlebrot_fractal
fpga_mandlebrot_fractal PublicMandlebrot fractal engine and native HDMI video pipeline designed in VHDL with a focus on timing analysis and resource utilization
VHDL 2
-
BrianHG-DDR3-Controller
BrianHG-DDR3-Controller PublicForked from BrianHGinc/BrianHG-DDR3-Controller
Personal fork of open-source DDR3 PHY and controller
SystemVerilog 2
If the problem persists, check the GitHub status page or contact support.