Skip to content

Commit

Permalink
Release: update version to 0.9.6
Browse files Browse the repository at this point in the history
Signed-off-by: Pavel Pisa <[email protected]>
  • Loading branch information
ppisa committed Dec 11, 2023
1 parent 78d799c commit ed7eafa
Show file tree
Hide file tree
Showing 3 changed files with 37 additions and 2 deletions.
2 changes: 1 addition & 1 deletion CMakeLists.txt
Original file line number Diff line number Diff line change
Expand Up @@ -3,7 +3,7 @@ cmake_policy(VERSION 3.10)

project(QtRVSim
LANGUAGES C CXX
VERSION 0.9.5
VERSION 0.9.6
DESCRIPTION "RISC-V CPU simulator for education purposes")

set(KAREL_KOCI "Karel Koci <[email protected]>")
Expand Down
7 changes: 6 additions & 1 deletion data/cz.cvut.edu.comparch.qtrvsim.metainfo.xml.in
Original file line number Diff line number Diff line change
Expand Up @@ -16,11 +16,16 @@
</description>

<releases>
<release version="@MAIN_PROJECT_VERSION@" date="2023-01-16">
<release version="@MAIN_PROJECT_VERSION@" date="2023-12-11">
<description>
<p>Current project release.</p>
</description>
</release>
<release version="0.9.5" date="2023-01-16">
<description>
<p>More CSR updates, fix branch range, CLI OS emulation, coreview diagrams updates, RV64IM in CI</p>
</description>
</release>
<release version="0.9.4" date="2022-10-26">
<description>
<p>Support for 64-bit RV64IM target and official tests in CI</p>
Expand Down
30 changes: 30 additions & 0 deletions extras/packaging/deb/debian/changelog
Original file line number Diff line number Diff line change
@@ -1,3 +1,33 @@
qtrvsim (0.9.6-1) unstable; urgency=medium

* GUI: add reset widows menu entry to restore default windows layout
* Machine: extend CSR support to pass rv32mi-p-mcsr and rv64mi-p-mcsr official test
* Machine: serial port interrupts reworked for RISC-V as platform irq 16 and 17
* GUI: RISC-V ACLINT MTIMER mapping added into resources/samples/template.S
* Machine: implemented RISC-V A extension for RV32IMA/RV64IMA support
* GUI: the XLEN, atomic and multiply options available in new simulation dialog
* GUI: update registers and CSR views for bare RV64IMA support
* Machine and GUI: simple level 2 cache implementation
* GUI: increase cache set count limit to 1024
* CLI: add isa-variant, cycle-limit and l2-cache options
* CLI: dump-ranges allows to use symbols even from internal assembly
* Memory: correctly propagate external/DMA changes to GUI
* Machine: where possible, re-implement pseudo instructions by aliase tables
* os_emulation: resolve problem with write and read from/to stack area on RV32
* GUI: fix double free of children widgets in control register widget
* GUI: refactor gui source file to tree structure
* GUI: program view - collapse address and breakpoint if space is limited
* GUI: split central widget tabs to coreview and editor
* GUI: editor line numbers and highlight error in the editor on message click
* GUI: editor toggle comment (ctrl+/)
* GUI: ensure that all lines of external make process output are processed
* os_emulation: correct ftruncate syscall arguments for 64 and 32-bit ABI
* Update README.md to document interrupt, trap, ACLINT+MTIMER and AMO support
* CI: drop support for Ubuntu 18
* Project: bump to c++17

-- Pavel Pisa <[email protected]> Mon, 11 Dec 2023 11:12:15 +0100

qtrvsim (0.9.5-1) unstable; urgency=medium

* Machine: use cvector in instruction args to spedup decoding
Expand Down

0 comments on commit ed7eafa

Please sign in to comment.