Skip to content

Commit

Permalink
Adjusted tdest width for single-RAD mlp_int8 without portal module
Browse files Browse the repository at this point in the history
  • Loading branch information
abnashkb committed Oct 1, 2024
1 parent a7f217a commit ea2d72e
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion rad-sim/example-designs/mlp_int8/modules/rtl/rtl_mvm.v
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ module rtl_mvm # (
parameter DATAW = 512, // Bitwidth of axi-s tdata
parameter BYTEW = 8, // Bitwidth of axi-s tkeep, tstrb
parameter IDW = 32, // Bitwidth of axi-s tid
parameter DESTW = 15, // Bitwidth of axi-s tdest
parameter DESTW = 12, // Bitwidth of axi-s tdest
parameter USERW = 75, // Bitwidth of axi-s tuser
parameter IPRECISION = 8, // Input precision in bits
parameter OPRECISION = 32, // Output precision in bits
Expand Down

0 comments on commit ea2d72e

Please sign in to comment.