Skip to content

Commit

Permalink
Fixed comment bug
Browse files Browse the repository at this point in the history
  • Loading branch information
abnashkb committed Sep 24, 2024
1 parent d7a8f30 commit 8734eac
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion rad-sim/sim/design_top.hpp
Original file line number Diff line number Diff line change
Expand Up @@ -20,7 +20,7 @@ class RADSimDesignTop : virtual public sc_module {
std::strcpy(module_name, module_name_str.c_str());
portal_inst = new portal(module_name, radsim_design);

connect master to master instead, to expose to top
//connect master to master instead, to expose to top
portal_inst->portal_axis_master.ConnectToPort(this->design_top_portal_axis_master);
portal_inst->portal_axis_slave.ConnectToPort(this->design_top_portal_axis_slave); //top drives portal bc top receives slave inputs
#endif
Expand Down

0 comments on commit 8734eac

Please sign in to comment.