Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Ethercard library as uploaded by Greg Samsa #14

Open
wants to merge 327 commits into
base: master
Choose a base branch
from
Open

Ethercard library as uploaded by Greg Samsa #14

wants to merge 327 commits into from

Conversation

jackgassett
Copy link
Collaborator

No description provided.

jackgassett and others added 30 commits September 4, 2014 17:45
@jackgassett
Change to DesignLab name
20a09b6
@jackgassett
Fix for sync_with_child under Windows 8 64 bit problems.
5b66519 
http://forum.gadgetfactory.net/index.php?/topic/1956-sync-with-child-error/?hl=windows#entry13395
@jackgassett
Add Papilio AVR8 DUO Shifty Variant
3c03f22
@jackgassett
For ArduinoISP on AVR8
92dc24a
@jackgassett
Housekeeping
366e967
@jackgassett
Bit Files for Papilio DUO Shifty AVR8
6fe5d8f
@jackgassett
Enable JTAG in fuses but disable in code. So HappyJTAG2 works
c75d53b
@jackgassett
Code to rename and install Papilio Community Core Libraries
c1ffba5
@jackgassett
Install Xilinx User Libraries into ISE.
de5ef48
@jackgassett
Better handling of updating user libraries for ISE
7f1ed79
@jackgassett
Version 1.8 of Papilio Schematic Library
b8931ff
@jackgassett
Updated Icons to Papilio icons and changed name to DesignLab
dcc7330
@gillspice
Created library for 2A03 APU
ee10ea3 
Created library for 2A03 APU from the NES, a work in progress
@jackgassett
Move the updating of the Xilinx User Libraries to when you open the s…
99e4147 
…ketch.
@jackgassett
Add User Libraries to all xise files.
ca7b3db
@jackgassett
Support for DesignLab Libraries
d17bc6f
@jackgassett
Update readme.txt
0228402
@jackgassett
Determine the proper files to load for each board, bit file, xise fil…
efb8406 
…e, pdf file.
@jackgassett
Get Latest Papilio Schematic Library
63e9bf9
@jackgassett
Put the update for CCL_Designer back in.
eaf9fa6
@jackgassett
Remove the New Project from toolbar.
5f74d5e
@jackgassett
Restore New Project and add support for the define circuit keyword.
682a44b
@jackgassett
Disable read-only check for libraries and examples.
690925a
@jackgassett
Fix for not updating Xilinx ISE files when making new project.
285eb74
@jackgassett
Cleanup VGA example
b76c768
@jackgassett
improve how readonly is handled, user libraries are not read only.
5b850ad
@jackgassett
Don't allow Xise files of libraries to be edited.
b05b603
@jackgassett
Comments
6bb3e59
@jackgassett
Move all Template Xise files to circuit directory
b80cb57
@jackgassett
Update boards.txt with circuit path
d2dcf59
@jackgassett
Merge pull request #25 from alvieboy/master
bf6006f 
Add 8-bit version of ZPuino/Adafruit GFX
@jackgassett
New Project and library types
a8abd96
@jackgassett
Upgrade Papilio Loader to 2.8
6a07503
@jackgassett
Fix paths for linux on new library creation.
ae8877a
@jackgassett
DesignLab 1.0.5
e3107fb
@jackgassett
Papilio Loader 2.8 part 2
28390ba
@jackgassett
Merge pull request #26 from alvieboy/master
099bad1 
Add 32-bit adafruit
@jackgassett
Update MIDI library
8313a7a
@jackgassett
Change ramFS to us zstido.h
0eecc3e
@jackgassett
Fix annoying Ctl-Z mapping.
7995c19
@jackgassett
Update builder for 1.0.5
c1da1a1
@jackgassett
Merge pull request #5 from gillspice/master
2797fe5 
Created library for 2A03 APU
@jackgassett
Fix sh line endings.
bef2130
@jackgassett
Remove merged audio files.
c284715
@jackgassett
Text for release 1.0.6
5561175
@jackgassett
DesignLab 1.0.6
c33e26d
@jackgassett
Temp fix for millis()
0d93333 
Requires millis be called every 46 seconds.
@jackgassett
Update the OLS defaults and board types
7899eec
@jackgassett
Edit circuit fixed to remove saving loop.
0076a69
@jackgassett
Load a logic analyzer bit file when starting Logic Analyzer.
f1d5a2c
@jackgassett
Add a message when Logic Analyzer is loaded.
b399b88
@jackgassett
DesignLab 1.0.7
3ad0ebe
@jackgassett
This fixes the error about FILE declared twice in the RetroCade Sketch.
4b5be11
@jackgassett
Merge branch 'pr/31'
33e9c99 
Conflicts:
	hardware/zpuino/zpu20/cores/zpuino/board_papilio_pro.h
	hardware/zpuino/zpu20/cores/zpuino/delay.cpp
	libraries/Servo/library.properties
	libraries/Servo/src/Servo.h
@jackgassett
Rename README.md to README.md.orig
a28bdbd
@jackgassett
DesignLab 1.0.8
811e517
@jackgassett
Merge branch 'master' of https://github.com/GadgetFactory/DesignLab
6f97f4f
@jackgassett
Fix for typo in boards file.
1b58598
@jackgassett
DesignLab 1.0.8 Release
990f7ed
@jackgassett
Update README.md.orig
524241f
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@jackgassett @gillspice @kdgoup