Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

request for pcie axi slave verilog #47

Open
vpsampath123 opened this issue Mar 5, 2024 · 1 comment
Open

request for pcie axi slave verilog #47

vpsampath123 opened this issue Mar 5, 2024 · 1 comment

Comments

@vpsampath123
Copy link

Hi Alex,

Please share the pcie axi slave verilog.we have only pcie axi master verilog

thanks
V.P.Sampath

@alexforencich
Copy link
Owner

Don't have one yet, and it's more non-trivial to get right than you might think due to byte enables and such.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants