Skip to content
/ HDL Public

This repository contains scripts that I create through my digital design course in Verilog, VHDL, SystemVerilog etc..

Notifications You must be signed in to change notification settings

ahegazy/HDL

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Hardware description languages [HDL]

This repository contains scripts that I create through my digital design course.

Languages

  • Verilog
  • VHDL
  • SystemVerilog

Contents

  • ALU Arithmetic and logic unit that can perform addition, substation, bitwise operations like AND ,OR ,Shift Left, Shift Right, Rotate Left and Rotate Right.

  • SequenceDetector Detects a sequence of “110100” without any overlapping using FSM algorithm.

  • Queue Manager Monitors the client queue in front of the tellers.

  • UART Universal asynchronous receiver-transmitter.

Contribution ..

You can send a pull request for any edits or open an issue

About

This repository contains scripts that I create through my digital design course in Verilog, VHDL, SystemVerilog etc..

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published