Designing of a low-Pass FIR filter both in VHDL and python to compare the results by a frequence analysis. The low-Pass FIR filter chose has 4 “taps” behavior in the frequency domain. The whole project was first testebenched via GTKwave software and then implemented with VHDL in a real FPGA.
forked from micheleavella/fir_filter_VHDL
-
Notifications
You must be signed in to change notification settings - Fork 0
ZiliottoFilippoDev/FIR-Filter-VHDL-Implementation
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
FPGA implementation via VHDL and Python simultation for a low-pass FIR Filter. Testbenches before the implmentation are also available.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Jupyter Notebook 87.1%
- Tcl 7.3%
- VHDL 4.8%
- Other 0.8%