Skip to content
View YashEkhande04's full-sized avatar
2 followers · 1 following

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Block or report YashEkhande04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
YashEkhande04/README.md

💫 Hello Everyone!

🧠 Passionate about Electronics | ⚡ Custom ICs | 🛠️ PCB Design | 🔍 RTL + VLSI

Hey there! I’m Yash Ekhande, a Final Year B.Tech student in Electronics & Computer Engineering at K.J. Somaiya College of Engineering, Mumbai. I specialize in building things that start from a datasheet and end on a real circuit board 🔌.

🔬 Interned @ FOSSEE, IIT Bombay
• Designed and simulated 11 CMOS-based ICs using eSim (SPICE-based).
• Created custom subcircuits (CD4078B, Schmitt Trigger, Op-Amps, etc.)
• Built pulse-driven testbenches, waveform analysis, and symbol files.

🚀 What I Work On

  • CMOS Subcircuit Design & Simulation 🧩
  • RTL Design using Verilog (Car Parking System, Flip-Flops, ALUs) 💻
  • PCB Design using Altium, KiCad 📐
  • Sensor-based Embedded Projects + Arduino + Automation 🌐
  • Analog + Digital IC Implementation in Cadence Virtuoso 🔧
  • eSim + Ngspice + Xschem Workflows 📊
  • Love for debugging hardware and soldering stuff! 🔍🔥

🏆 Highlights
• Top 20 – National VLSI Hackathon (NIT Jamshedpur + VSD) 🏁
• Successfully implemented Drowsiness Alert System, Smart Dispenser, and Parking IoT.
• Mentoring juniors in circuit design and hands-on hardware projects 💡

🌟 I believe in building clean, functional, and scalable hardware systems — turning concepts into reality. Whether it’s designing a Schmitt Trigger or optimizing RTL logic, I’m here to make things blink, buzz, and solve problems.

📫 [email protected]
🔗 LinkedIn | GitHub

🌐 Socials:

LinkedIn email

💻 Tech Stack:

Arduino eSim Xschem LTspice KiCad Altium Designer Cadence Virtuoso Xilinx Vivado Eagle Verilog Festo Siemens TIA Portal

📊 GitHub Stats:



🏆 GitHub Trophies:

🔝 Top Contributed Repo:

Popular repositories Loading

  1. Verilog-HDL Verilog-HDL Public

    Verilog

  2. SchmittTriggerCMOS SchmittTriggerCMOS Public

  3. 2Stage-OTA 2Stage-OTA Public

  4. Verilog-Application- Verilog-Application- Public

  5. eSim eSim Public

    Forked from FOSSEE/eSim

    This repository contain source code for new flow of FreeEDA now know as eSim

    Python

  6. Yash-Ekhande-Working-IC Yash-Ekhande-Working-IC Public