-
Shanghai Jiao Tong University
- 800 Dongchuan Road, Shanghai, China
-
12:30
(UTC -12:00) - https://www.sjtu.edu.cn/
Highlights
- Pro
Popular repositories Loading
-
-
verilog-uart
verilog-uart PublicForked from hell03end/verilog-uart
Simple 8-bit UART realization on Verilog HDL.
Verilog
-
verilog-i2c
verilog-i2c PublicForked from alexforencich/verilog-i2c
Verilog I2C interface for FPGA implementation
Verilog 1
-
verilog-cpu
verilog-cpu PublicForked from ejrh/cpu
A very primitive but hopefully self-educational CPU in Verilog
Verilog
-
BitNet
BitNet PublicForked from microsoft/BitNet
Official inference framework for 1-bit LLMs
Python
-
If the problem persists, check the GitHub status page or contact support.
