v0.80.0

What's Changed

• Add signal and port declarations to the list of completion items
• Enable ignoring files that are not part of the project

VHDL 2019 only

• Add initial support for view declaration
• The second component keyword may be optional for component declarations
• Allow trailing semicolons in interface lists