Skip to content

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

License

Notifications You must be signed in to change notification settings

SystemRDL/PeakRDL-regblock

This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.