Skip to content

5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture.

License

Notifications You must be signed in to change notification settings

SarahElzayat/RISC-pipelined-processor

Repository files navigation

RISC-Pipelined-Processor

5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture.


Stages

  • Fetch Stage
  • Decode Stage
  • Execute Stage
  • Memory Stage
  • Write Back Stage

Controllers

  • Branch Controller
  • Hazard Controller

Units

  • ALU
  • Forwarding Unit
  • Control Unit

Assembler

An assembler written in python that translates High-Level instructions such as "add r1,r2" to 16 bit binary digits consisting of an opcode, destination register, source register addresses, and extra bits necessary for other instructions like "1001001011110101" so that we can easily decode the given instruction and execute it accordingly.


Final Integrated Processor

About

5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 4

  •  
  •  
  •  
  •