- 🔭 I’m currently working on ASIC Design/Verification Projects
- 🌱 I’m currently learning Verilog, System Verilog
- 👯 I’m looking to collaborate on Angular, Hardware Design and Open-Source Projects
- 💬 Ask me about JavaScript, React, Angular, VHDL
- 📫 How to reach me [email protected]
- ⚡ Fun fact I love baking
Highlights
- Pro
Pinned Loading
-
apix_system
apix_system PublicThis project simulates the communication between an APIX transmitter and receiver using Verilog. It includes waveform analysis using GTKWave to verify data transmission integrity, error detection, …
Verilog
-
-
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.