Combine Python with Xilinx Vivado. This is usefull for performing verification of VHDL code with Python pytest framework. Compile with make.
This project has been tested on Linux
- For requirements check Makefile (pybind11, Xilinx Vivado)
$ make
$ make rtl
$ make check