{"payload":{"header_redesign_enabled":false,"results":[{"id":"206059435","archived":false,"color":"#b2b7f8","followers":19,"has_funding_file":false,"hl_name":"zan-pu/pipelined-zanpu","hl_trunc_description":"A classic implementation of a classic five stage RISC pipeline CPU.","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":206059435,"name":"pipelined-zanpu","owner_id":54571645,"owner_login":"zan-pu","updated_at":"2019-09-11T13:19:29.415Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Azan-pu%252Fpipelined-zanpu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/zan-pu/pipelined-zanpu/star":{"post":"2y_TAbamBNtFHB8q-QKx2ivDYecfKA-XRVmwZxsceM8Mc6JTYQeEqaVPsezPkbobXWqPP7GgS_HO9Lt5aeVbNw"},"/zan-pu/pipelined-zanpu/unstar":{"post":"hQ2F3Kf7_DRyF0e5t-CoqQVh_S6hLIlmIJrZD1MLxDazfBFCe2XmAdrZnpsuq7muwoxSvp3I4AtMhe_3rWCBkg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UIGRRAgi_wEo8TjfHC_ecPKQuarSZV-cUbz5HdDlIpEVUlRM6gpuikFOxdyRaACPJwyYChX5XCX0IhL9i03lhQ"}}},"title":"Repository search results"}