Skip to content

RISC-V port implementation #368

Open
@k-kisielak

Description

@k-kisielak

I want to announce that we are currently working on RISC-V implementation using vector extension.
As we I mean: Samsung R&D Poland + partially RISE Project engineers

Code is being developed on feature branch at: https://github.com/k-kisielak/opus/tree/rvv_impl
Implementation is in early stage and is not deemed for merging in current form.

Current state:
We started with implementing parts of silk module:

  • basing on existing SSE implementation we prepared one using RISC-V vector intrinsics

Items under development:

  • tests are to be performed, both functional and performance ones - to test those changes we have access to RISC-V devices like BananaPI F3, we have experience with testing RVV under qemu
  • we are looking into expanding github action configs to allow testing RISC-V version (as of now only on linux)
  • we are integrating more RVV implementations, namely for burg modified algorithm

We would gladly accept any feedback, thank you!

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions