You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
@InBetweenNames Hi,
It has not been tested on Quartus 19.1 now ,but you can try it. If the interfaces between soc and FPGA are the same in OpenCL hardware templete of version 19.1 and 18.1 , I think the opencl drivers may have little changes. So you can using 18.1 hardware templete with 19.1 opencl driver.
Also, I have run this project on 17.1-18.1 environment with the same hardware templete.
I was wondering if it's possible to make the DE10-Standard programmable via OpenCL using Quartus 19.1 using this repo?
The text was updated successfully, but these errors were encountered: