Skip to content

Commit 589972f

Browse files
committed
Release v0.1.1
1 parent 43a0415 commit 589972f

File tree

5 files changed

+5
-4
lines changed

5 files changed

+5
-4
lines changed

.gitignore

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,5 @@
11
vls
2+
*.txt
23
*.code-workspace
34
build/*.deb
45
tests/protocol/trecv

CHANGELOG.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22

33
All notable changes to this project will be documented in this file.
44

5-
## [Unreleased]
5+
## [v0.1.1] - 2020-08-10
66

77
### Fixed
88

build/deb/DEBIAN/control

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
Package: vls
2-
Version: 0.1.0
2+
Version: 0.1.1
33
Section: misc
44
Priority: optional
55
Architecture: amd64

src/VERSION

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1 +1 @@
1-
0.1.0
1+
0.1.1

vls.nimble

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
# Package
2-
version = "0.1.0"
2+
version = "0.1.1"
33
author = "Marcus Eriksson"
44
description = "A Verilog IEEE 1364-2005 language server written in Nim."
55
license = "MIT"

0 commit comments

Comments
 (0)