Support for -g2017?
#1185
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
{{ message }}
-
The latest version of System Verilog is the one released on 2017. It's been 7 years since the release of IEEE-1800-2017.
Other things that should be supported are constants in always_comb blocks, etc.
Beta Was this translation helpful? Give feedback.
All reactions