File tree 3 files changed +27
-1
lines changed
3 files changed +27
-1
lines changed Original file line number Diff line number Diff line change @@ -7,6 +7,29 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
7
7
8
8
## [ Unreleased]
9
9
10
+ ## [ v0.12.1] - 2018-05-06
11
+
12
+ ### Added
13
+
14
+ - Code generation for ` <cluster> ` s
15
+
16
+ - SVD files can now be read from stdin
17
+
18
+ - RISCV support
19
+
20
+ ### Fixed
21
+
22
+ - Make the generated code work with recent nightlies by switching from the deprecated
23
+ ` macro_reexport ` feature to the ` use_extern_macros ` feature, which is planned for stabilization.
24
+
25
+ - Relocation errors on MSP430
26
+
27
+ - Code generated for 1-bit enumerated fields
28
+
29
+ - Handle the case where ` dimIndex ` information is missing.
30
+
31
+ - Relocation errors (link errors) on MSP430
32
+
10
33
## [ v0.12.0] - 2018-01-15
11
34
12
35
### Changed
@@ -318,6 +341,7 @@ peripheral.register.write(|w| w.field().set());
318
341
- Initial version of the ` svd2rust ` tool
319
342
320
343
[ Unreleased ] : https://github.com/japaric/svd2rust/compare/v0.12.0...HEAD
344
+ [ v0.12.1 ] : https://github.com/japaric/svd2rust/compare/v0.12.0...v0.12.1
321
345
[ v0.12.0 ] : https://github.com/japaric/svd2rust/compare/v0.11.4...v0.12.0
322
346
[ v0.11.4 ] : https://github.com/japaric/svd2rust/compare/v0.11.3...v0.11.4
323
347
[ v0.11.3 ] : https://github.com/japaric/svd2rust/compare/v0.11.2...v0.11.3
Original file line number Diff line number Diff line change @@ -19,7 +19,7 @@ keywords = [
19
19
license = " MIT OR Apache-2.0"
20
20
name = " svd2rust"
21
21
repository = " https://github.com/japaric/svd2rust"
22
- version = " 0.12.0 "
22
+ version = " 0.12.1 "
23
23
24
24
[[bin ]]
25
25
doc = false
Original file line number Diff line number Diff line change 97
97
//! architecture.
98
98
//! - [`msp430-rt`](https://crates.io/crates/msp430-rt) v0.1.x if targeting the
99
99
//! MSP430 architecture.
100
+ //! - [`riscv-rt`](https://crates.io/crates/riscv-rt) v0.2.x if targeting the
101
+ //! RISCV architecture.
100
102
//!
101
103
//! # Peripheral API
102
104
//!
You can’t perform that action at this time.
0 commit comments