Skip to content

SCB.ICSR.VECTACTIVE is RES0 on armv8m-baseline w/o halting debug #456

Open
@taralx

Description

@taralx

I know it's a weird combo (no halting debug is rare), but if we read this from IPSR instead of ICSR we avoid the problem altogether.

let irqn = unsafe { (core::ptr::read_volatile(SCB_ICSR) & 0x1FF) as i16 - 16 };

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

      Development

      No branches or pull requests

        Participants

        @taralx@newAM

        Issue actions

          SCB.ICSR.VECTACTIVE is RES0 on armv8m-baseline w/o halting debug · Issue #456 · rust-embedded/cortex-m