forked from stsquad/risu
-
Notifications
You must be signed in to change notification settings - Fork 1
/
risugen
executable file
·332 lines (296 loc) · 11.3 KB
/
risugen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
#!/usr/bin/perl -w
###############################################################################
# Copyright (c) 2010 Linaro Limited
# All rights reserved. This program and the accompanying materials
# are made available under the terms of the Eclipse Public License v1.0
# which accompanies this distribution, and is available at
# http://www.eclipse.org/legal/epl-v10.html
#
# Contributors:
# Peter Maydell (Linaro) - initial implementation
# Claudio Fontana (Linaro) - initial aarch64 support
# Jose Ricardo Ziviani (IBM) - initial ppc64 support and arch isolation
###############################################################################
# risugen -- generate a test binary file for use with risu
# See 'risugen --help' for usage information.
use strict;
use Getopt::Long;
use Data::Dumper;
use Module::Load;
use Text::Balanced qw { extract_bracketed extract_multiple };
# Make sure we can find the per-CPU-architecture modules in the
# same directory as this script.
use FindBin;
use lib "$FindBin::Bin";
use risugen_common;
my %insn_details;
# The arch will be selected based on .mode directive defined in risu file.
my $arch = "";
my @pattern_re = (); # include pattern
my @not_pattern_re = (); # exclude pattern
# Valid block names (keys in blocks hash)
my %valid_blockname = ( constraints => 1, memory => 1 );
sub parse_risu_directive($$@)
{
# Parse a line beginning with ".", which is a directive used
# to affect how risu/risugen should behave rather than an insn pattern.
# At the moment we only support one directive:
# .mode modename
# where modename can be "arm" or "thumb"
my ($file, $seen_pattern, $dirname, @rest) = @_;
if ($dirname eq ".mode") {
if ($seen_pattern != 0) {
print STDERR "$file:$.: .mode directive must precede all instruction patterns\n";
exit(1);
}
if ($#rest != 0) {
print STDERR "$file:$.: wrong number of arguments to .mode\n";
exit(1);
}
$arch = $rest[0];
} else {
print STDERR "$file:$.: unknown directive $dirname\n";
exit(1);
}
}
sub read_tokenised_line(*)
{
# Read a tokenised line from the config file.
# For our purposes, tokens are generally whitespace
# separated, but any token beginning with a '{'
# continues until we have encountered the matching '}'
# (including counting in and out any nested {} within it).
# This is also where we deal with blank lines, comments
# and line continuation characters.
# Any mismatched braces will manifest as a single '{'
# or '}' token in the output.
my ($fh) = @_;
my $line = '';
while (<$fh>) {
chomp;
$line .= $_;
next if $line =~ s/\\$//;
$line =~ s/#.*$//;
next if $line =~ /^\s*$/;
last;
}
#print "got final line:\n";
#print "$line\n";
my (@tokens) = extract_multiple($line,
[ sub { extract_bracketed($_[0],'{}') },
qr/([^{} ]+)/,
qr/([{}]+)/,
], undef, 1);
#print "Tokenised as:\n";
#print Dumper(@tokens), "\n";
return @tokens;
}
sub parse_config_file($)
{
# Read in the config file defining the instructions we can generate
my ($file) = @_;
# See the README for details of the format we are parsing here.
# Our data structure here is fairly simple:
# an assoc array %insn_details whose keys are "insn_enc" strings
# and whose values are array references. Each array is, in order:
# insnwidth, fixedbits, fixedbitmask, constraint, var,bitpos,mask , var,bitpos,mask ...
my ($seen_pattern) = 0;
my @tokens;
open(CFILE, $file) or die "can't open $file: $!";
while (@tokens = read_tokenised_line(CFILE))
{
if (grep {/^[\{\}]$/} @tokens) {
print STDERR "$file:$.: mismatched braces\n";
exit(1);
}
if ($tokens[0] =~ /^\./) {
parse_risu_directive($file, $seen_pattern, @tokens);
next;
}
$seen_pattern = 1;
my $insnrec = {};
my @fields = ();
my ($insn, $enc, @bits) = @tokens;
if (!defined $enc) {
print STDERR "$file:$.: no insn or encoding?\n";
exit(1);
}
if ($insn !~ /^[A-Za-z0-9][A-Za-z0-9_]*$/) {
print STDERR "$file:$.: invalid insn name $insn ";
print STDERR "(possibly missing line continuation character?)\n";
exit(1);
}
if ($enc !~ /^[A-Za-z0-9][A-Za-z0-9_]*$/) {
print STDERR "$file:$.: invalid encoding name $enc\n";
exit(1);
}
my $insnname = "${insn} ${enc}";
if (exists $insn_details{$insnname}) {
print STDERR "$file:$.: redefinition of $insnname\n";
exit(1);
}
my $fixedbits = 0;
my $fixedbitmask = 0;
my $bitpos = 32;
my $insnwidth = 32;
my $seenblock = 0;
while (@bits) {
my $bit = shift @bits;
my $bitlen;
my $bitval;
my $var;
if ($bit =~ /^\!/) {
# A named block
my $blockname = $bit;
$blockname =~ s/^!//;
my $block = shift @bits;
if (!defined $block || $block !~ /^{/) {
print STDERR "$file:$.: expected block following '!$blockname'\n";
exit(1);
}
if (!$valid_blockname{$blockname}) {
print STDERR "$file:$.: unknown block name '$blockname'\n";
exit(1);
}
$insnrec->{blocks}{$blockname} = $block;
$seenblock++;
next;
} elsif ($bit =~ /^{/) {
# An unnamed block is constraints, for backcompatibility
$insnrec->{blocks}{"constraints"} = $bit;
$seenblock++;
next;
} elsif ($bit =~ /^[01]*$/) {
# fixed bits
$bitlen = length($bit);
$bitval = oct("0b".$bit);
} elsif ($bit =~ /^([a-zA-Z][a-zA-Z0-9]*):([0-9]+)$/) {
# variable field
$var = $1;
$bitlen = $2;
} elsif($bit =~ /^([a-zA-Z][a-zA-Z0-9]*)$/) {
# single bit variable field
$var = $1;
$bitlen = 1;
} else {
print STDERR "$file:$.: ($insn $enc) unrecognised bitfield specifier $bit\n";
exit(1);
}
if ($seenblock) {
print STDERR "$file:$.: blocks may not occur in the middle of a pattern\n";
exit(1);
}
my $bitmask = oct("0b". '1' x $bitlen);
$bitpos -= $bitlen;
if ($bitpos < 0) {
print STDERR "$file:$.: ($insn $enc) too many bits specified\n";
exit(1);
}
if (defined $bitval) {
$fixedbits |= ($bitval << $bitpos);
$fixedbitmask |= ($bitmask << $bitpos);
} else {
push @fields, [ $var, $bitpos, $bitmask ];
}
}
if ($bitpos == 16) {
# assume this is a half-width thumb instruction
# Note that we don't fiddle with the bitmasks or positions,
# which means the generated insn will be in the high halfword!
$insnwidth = 16;
} elsif ($bitpos != 0) {
print STDERR "$file:$.: ($insn $enc) not enough bits specified\n";
exit(1);
}
if ((($fixedbits & $fixedbitmask) != $fixedbits)
|| (($fixedbits & ~$fixedbitmask) != 0)) {
die "internal error: fixed bits not lined up with mask";
}
# Stick the fixedbit info on the front of the array now we know it
$insnrec->{name} = $insnname;
$insnrec->{width} = $insnwidth;
$insnrec->{fixedbits} = $fixedbits;
$insnrec->{fixedbitmask} = $fixedbitmask;
$insnrec->{fields} = [ @fields ];
$insn_details{$insnname} = $insnrec;
}
close(CFILE) or die "can't close $file: $!";
}
sub usage()
{
print <<EOT;
Usage: risugen [options] inputfile outputfile
where inputfile is a configuration file specifying instruction patterns
and outputfile is the generated raw binary file.
Valid options:
--numinsns n : generate n instructions (default is 10000)
--fpscr n : set initial FPSCR (arm) or FPCR (aarch64) value (default is 0)
--condprob p : [ARM only] make instructions conditional with probability p
(default is 0, ie all instructions are always executed)
--pattern re[,re...] : only use instructions matching regular expression
Each re must match a full word (that is, we match on
the perl regex '\\b((re)|(re))\\b'). This means that
'VMULL' will match 'VMULL A1' and 'VMULL A2' but not
'VMULL_scalar A1'. This is generally what you wanted.
--not-pattern re[,re...] : exclude patterns matching regular expression.
These REs are applied after the matching pattern which
is useful if you want to exclude a specific instruction from
a general set you have excluded.
--no-fp : disable floating point: no fp init, randomization etc.
Useful to test before support for FP is available.
--be : generate instructions in Big-Endian byte order (ppc64 only).
--help : print this message
EOT
}
sub main()
{
my $numinsns = 10000;
my $condprob = 0;
my $fpscr = 0;
my $fp_enabled = 1;
my $big_endian = 0;
my ($infile, $outfile);
GetOptions( "help" => sub { usage(); exit(0); },
"numinsns=i" => \$numinsns,
"fpscr=o" => \$fpscr,
"pattern=s" => \@pattern_re,
"not-pattern=s" => \@not_pattern_re,
"condprob=f" => sub {
$condprob = $_[1];
if ($condprob < 0.0 || $condprob > 1.0) {
die "Value \"$condprob\" invalid for option condprob (must be between 0 and 1)\n";
}
},
"be" => sub { $big_endian = 1; },
"no-fp" => sub { $fp_enabled = 0; },
) or return 1;
# allow "--pattern re,re" and "--pattern re --pattern re"
@pattern_re = split(/,/,join(',',@pattern_re));
@not_pattern_re = split(/,/,join(',',@not_pattern_re));
if ($#ARGV != 1) {
usage();
return 1;
}
$infile = $ARGV[0];
$outfile = $ARGV[1];
parse_config_file($infile);
my @full_arch = split(/\./, $arch);
my $module = "risugen_$full_arch[0]";
load $module, qw/write_test_code/;
my %params = (
'condprob' => $condprob,
'fpscr' => $fpscr,
'numinsns' => $numinsns,
'fp_enabled' => $fp_enabled,
'outfile' => $outfile,
'pattern_re' => \@pattern_re,
'not_pattern_re' => \@not_pattern_re,
'details' => \%insn_details,
'arch' => $full_arch[0],
'subarch' => $full_arch[1] || '',
'bigendian' => $big_endian
);
write_test_code(\%params);
return 0;
}
exit(main);