{"payload":{"header_redesign_enabled":false,"results":[{"id":"822477319","archived":false,"color":"#e4cc98","followers":0,"has_funding_file":false,"hl_name":"rishz09/digital-safe-verilog","hl_trunc_description":"A digital safe designed in Vivado, which has a 4 digit decimal password, and is implemented on PYNQ-Z2 board and RPI-Logic board","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":822477319,"name":"digital-safe-verilog","owner_id":120477039,"owner_login":"rishz09","updated_at":"2024-07-01T13:28:32.200Z","has_issues":true}},"sponsorable":false,"topics":["verilog","vivado","digital-design","verilog-project","pynq-z2","vivado-simulator","digital-safe"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arishz09%252Fdigital-safe-verilog%2B%2Blanguage%253ATcl","metadata":null,"csrf_tokens":{"/rishz09/digital-safe-verilog/star":{"post":"ThfO0V7f1UjDsfe1Sb4NhddOOUVRwFhlTFpKIIURQq-QFykG8e639324tazk92-GydDx3VAqGQGNaiD1D-hL4Q"},"/rishz09/digital-safe-verilog/unstar":{"post":"H465hZrFt5tvmlFexRfa7D4uSUlBLQngSQGytcYdMrudY1epdheots7OixyviO6FZZ3IfVD6WKS4MwP6P3b2ag"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"oieW3ylRASB08wnxnILtxHe2JTwMGiE-ZP6M-SFTC1csBa9Mx69-XCLdJoFhHEZe-1yTUvsq4xNAqqid459mwA"}}},"title":"Repository search results"}