Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Request] - Accelerated chip verification using cloud FPGAs and RISC-V #55

Open
WajahatRiaz opened this issue Dec 19, 2024 · 0 comments
Assignees
Labels
enhancement New feature or request

Comments

@WajahatRiaz
Copy link

Contact Details

Irfan Waheed, [email protected]

Request Details

I would like to submit our work to be featured, the title of the work is: Accelerated chip verification using cloud FPGAs and RISC-V.

RISC-V lies in the heart of VeriFire. VeriFire is a tool that accelerates the verification of semiconductor designs in the pre-silicon phase. It is suitable for a large spectrum of design types: in-order/out-of-order CPUs, accelerator ASICs for ML or cryptography, FPUs, custom arithmetic blocks, streaming data engines, matrix multiplication units, instruction fetch units, load-store units, memory hierarchies, instruction schedulers, and microcontrollers can all be verified using VeriFire.

EDA and verification cost the semiconductor industry $30 billion in 2022—more than half of all research and development expenditure. VeriFire significantly shortens the design cycle by accelerating the verification process, reducing the time and resources required to introduce new designs, which lets the semiconductor industry innovate and achieve faster time to market.

To learn more visit : AWS | Accelerated chip verification using AWS EC2 F1 and VeriFire
To learn more about us visit: SilverLining EDA

@WajahatRiaz WajahatRiaz added the enhancement New feature or request label Dec 19, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

No branches or pull requests

2 participants