Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Error: unrecognized opcode #30

Open
superbchetan opened this issue Aug 9, 2023 · 0 comments
Open

Error: unrecognized opcode #30

superbchetan opened this issue Aug 9, 2023 · 0 comments

Comments

@superbchetan
Copy link

superbchetan commented Aug 9, 2023 •
edited
Loading

Hi,

I am running make clean simulate verify postverify XLEN=32 RISCV_DEVICE=Vb with riscv-toolchains-rvv-0.9.x and hitting following error:

make[1]: *** [Makefile:5: /home/*/*/imperas-riscv-tests/work/rv32i_m/Vb/VSETIVLI-SEW16_LMUL2.elf] Error 1
src/VSETIVLI-SEW16_LMUL4.S: Assembler messages:
src/VSETIVLI-SEW16_LMUL4.S:83: Error: unrecognized opcode `vsetivli x1,23,e16,m4'
src/VSETIVLI-SEW16_LMUL4.S:211: Error: unrecognized opcode `vsetivli x2,16,e16,m4'
src/VSETIVLI-SEW16_LMUL4.S:339: Error: unrecognized opcode `vsetivli x3,10,e16,m4'

Do I need to set a different toolchain to fix this error?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@superbchetan